Fig.1 (Prior Art)




Fig.2(Prior Art)




Fig. 3 (Prior Art)





Fig.4(Prior Art)






Fig.6





Fig.7






Fig.9




Fig.10




Fig.11





Fig.12






Fig.14




Fig.15




Fig.16




Fig.17




Fig.18




Fig.19






Fig.20

	X	\times	\times	\times	\times	X
J6	Vt6	Vt5	Vt5	Vt6	Vt4	Vt4
T5	XVt5	Vt5	× Vt3	XVt4	Vt4	Vt3
T4	×Vt4	Vt3	Vt3	(Vt4	Vt2	Vt2
T3 T	(Vt3	Vt3	Vt1	Vt2	Vt2	Vt1
	Vt2	Vt1	Vt1	Vt2	0	0
T2	Vt 1	Vt1				
1						
	\mathbb{X}	\times	Ä	X	X	Ä
	31a	33a	330	330	33d	310








Fig.24









Fig. 25
















Fig. 31




// Omitted Circuit

Fig. 32



// Omitted Circuit

Fig.33



// Omitted Circuit

